http://www.mentor.com/dsm/
Innologic Systems
Workgroup in a Rack
Click here for EDAToolsCafe Click here for EDAToolsCafe Click here for Internet Business Systems Click here for Hewlett Packard Click here for EDAToolsCafe
Search:
  Home | EDAVision | Companies | Downloads | Interviews | Forums | News | Resources |  ItZnewz  | |   | PCBCafe
  Check Mail | Submit Material | Universities | Books & Courses | Events | Membership | Fun Stuff | Advertise |
 Browse eCatalog:  Subscribe to EDA Daily News
eCatalogAsic & ICPCBFPGADesign ServicesHardwareSIP
Email: 
 EDAToolsCafe 

Printer Friendly Version

Corelis Joins LogicVision Ready Partner Program for Board and System Test Marketplace

Integration of LogicVision's ET4.0 Debug / Diagnostics and Corelis' Scan Plus Boundary Scan Test System Enables Lower Cost of Debug and Manufacturing Test

SAN JOSE, Calif.--(BUSINESS WIRE)--March 27, 2002-- LogicVision, Inc. (Nasdaq:LGVN - news), a leading provider of embedded test IP for integrated circuits and systems, and Corelis Inc., a leading provider of IEEE-1149.1 boundary-scan JTAG testing, In-System Programming and emulation tools, announced today the expansion of their partnership to integrate LogicVision's Embedded Test Solution for board and diagnostic technology with Corelis Scan Plus Boundary Scan Test System. This new capability allows Corelis' low cost Test System full flexibility to access and control LogicVision's debug and diagnostics technology for stand alone ICs, integrated on-board or in-system.

The LogicVision Ready Program(TM) (LV Ready) was created to enable partner companies to provide full interoperability with LogicVision's Embedded Test technology and ensure seamless fit with customers' current design, manufacturing and product environments. Already well established in the IC manufacturing test market with membership including Teradyne, Advantest, Credence, LTX, SZ, Nextest and 3MTS, LogicVision is now extending the LV Ready Partnership Program to the board and system test and diagnostic space.

This new partnership utilizes LogicVision's recently released Embedded Test 4.0 - IC Debug feature. Originally developed to work with traditional and low cost IC testers, access and control is now being extended through the Corelis Scan Plus Test System to the 1149.1 IC and board test access space. LogicVision's Embedded Test technology enables customers to integrate intelligent "micro-testers" into the IC during design, which are later accessed and controlled during IC and board level development and test to reduce time-to-market and operational costs.

"The partnership with Corelis is an exciting step for LogicVision, allowing us to strategically enter an important new market area," said Rodger Sykes, LogicVision's vice president of System Business. "Combining our recently released chip and board level diagnostic technology with Corelis' leading edge 1149.1 test systems enables our customers to economically achieve unprecedented capability and speed of debug. We believe this will significantly reduce both IC manufacturing time to market, as well as board level development and manufacturing cost."

"We are very pleased to join the ranks of LogicVision's premier LV Ready Partnership Program, especially leading the expansion of the program into the board and system market. Our integrated capabilities will provide new and existing customers simplified access and control for on-board go/no-go chip test, as well as real time at-speed debug and diagnostics," said Menachem Blasberg, president and CEO of Corelis. "Many customers were asking us to extend our board and system test to include LogicVision's Embedded Test technology, therefore we are very excited to offer this invaluable capability."

About LogicVision Inc.

LogicVision (Nasdaq:LGVN - news), provides proprietary technologies for embedded test that enable the more efficient design and manufacture of complex semiconductors. LogicVision's embedded test solution allows integrated circuit designers to embed into a semiconductor design test functionality that can be used during semiconductor production and throughout the useful life of the chip. For more information on the company and its products, please visit the LogicVision Web site at www.logicvision.com.

About Corelis Inc.

Corelis Inc. offers a broad line of boundary-scan software and hardware products for interconnect testing, in-system programming of Flash memories & CPLDs, JTAG emulation and debugging. It includes full range of IEEE Std 1149.1 boundary-scan testers for the ISA, PCI, PCMCIA, LAN, USB, cPCI/PXI and VXI busses. Corelis also provides various engineering services and is well known for its outstanding customer support.

FORWARD-LOOKING STATEMENTS:

Except for the historical information contained herein, the matters set forth in this press release, including statements as to the features and benefits of the integration of LogicVision's Embedded Test with Corelis' ScanPlus boundary-scan Test System, are forward-looking statements within the meaning of the Private Securities Litigation Reform Act of 1995. These forward-looking statements are subject to risks and uncertainties that could cause actual results to differ materially, including, but not limited to, the impact of alternative technological developments and competitive products, and other risks detailed from time to time in LogicVision's SEC reports, including its annual report on Form 10-K for the year ended December 31, 2001, and other risks detailed from time to time in LogicVision's SEC reports, including its annual report on Form 10-K for the year ended December 31, 2001. These forward-looking statements speak only as of the date hereof. LogicVision disclaims any obligation to update these forward-looking statements.

Note to Editors: LogicVision, Embedded Test, LogicVision Ready and LogicVision logos are trademarks or registered trademarks of LogicVision Inc. in the United States and other countries. All other trademarks and service marks are the property of their respective owners.

ACRONYMS AND DEFINITIONS:
ATE:      Automatic Test Equipment
ATPG:     Automatic Test Pattern Generation
BIST:     Built-in-Self-Test
DFT:      Design-for-Test
EDA:      Electronic Design Automation
GDSII:    An industry format describing the physical structure of the
          chip design and used to create mask tooling for chip
          manufacturing.
GUI:      Graphics User Interface
HDL:      Hardware Description Language - Describes the architecture
          and behavior of discrete electronic systems.
IC:       Integrated Circuit
RTL:      Register Transfer-Level - A chip design language format -
          technology independent that can be Verilog or VHDL.
Verilog:  A hardware description language used to design and document
          electronic systems.
VHDL:     VHSIC (Very High-Speed Integrated Circuit) HDL
IP:       Intellectual Property
SoC:      System-on-chip


Contact:
     LogicVision
     Clarisse Balistreri, 408/453-0146
     clarisse@logicvision.com
         or
     The Loomis Group
     Vincent Mayeda, 909/614-1767
     vincent@loomisgroup.com
         or
     Corelis Inc.
     Steve Hartman, 562/926-6727
     steve@corelis.com

http://www.mentor.com/dsm/
http://www.mentor.com/pcb/
http://www.mentor.com/seamless/
http://www.mentor.com/hdl_design/
SynaptiCAD


Click here for Internet Business Systems Copyright 2002, Internet Business Systems, Inc.
1-888-44-WEB-44 --- marketing@ibsystems.com